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We present a compact model for Tunnel Field Effect Transistors (TFET), that captures sev-
eral non-idealities such as the Trap Assisted Tunneling (TAT) originating from interface traps
(Dit), along with Verilog-A implementation. We show that the TAT, together with band edge
non-abruptness known as the Urbach tail, sets the lower limit of the sub-threshold swing and the
minimum achievable current at a given temperature. Presence of charged trap states also contributes
to reduced gate efficiency. We show that we can decouple the contribution of each of these processes
and extract the intrinsic sub-threshold swing from a given experimental data. We derive closed
form expressions of channel potential, electric field and effective tunnel energy window to accurately
capture the essential device physics of TFETs. We test the model against recently published exper-
imental data, and simulate simple TFET circuits using the Verilog-A model. The compact model
provides a framework for TFET technology projections with improved device metrics such as better
electrostatic design, reduced TAT, material with better transport properties etc.
I. INTRODUCTION
Tunnel Field Effect Transistors are promising candi-
dates for low power logic applications [1]. They have the
potential to reduce energy dissipation by relying on Band
To Band Tunneling (BTBT) for carrier injection, achieve
steep turn-ON and thus reduce the supply voltage. Under
ideal conditions, device simulations consistently reported
switching at sub-thermal rates [2–8]. Even though the
output current from TFET may be low, a sub-thermal
sub-threshold swing has the potential to drastically re-
duce power dissipation and therefore it is attractive for
low power applications. Many compact models have been
developed in the past to facilitate circuit simulation in
Spice [9–13]. However, in most cases the models are
tested against results from device simulators instead of
experimental devices [9, 11, 14–18]. This is likely due
to the fact that most experimental results deviate sub-
stantially from ideal device simulations and do not pro-
duce sub-thermal switching behavior. Therefore there is
a clear disconnect between experimental results and com-
pact models and the realistic potential of TFET based
circuits is still unknown.
In this paper, we address this disconnect by develop-
ing a physics based compact model that 1) fits exper-
imental data, 2) explains the physics of non-idealities
with compact expressions and 3) describes circuit per-
formance for different levels of non-idealities and there-
fore lays a pathway for studying low power circuits based
on TFETs. The main reasons of non-ideal switching be-
havior in TFETs is the existence of interface traps and
non-abrupt density of states (Urbach tail) at the band
edges. In the past we developed numerical models ex-
plaining the impact of trap assisted tunneling (TAT) [19]
and how, combined with non-abrupt Urbach tail, it in-
creases the sub-threshold swing of TFETs. In this pa-
per, we present compact expressions of TAT based on
Shockley-Read-Hall formalism. We also present simple
expressions of channel potential and electric field and
explain how they capture the details of TFET device
FIG. 1. (a) We consider the interface traps between the
gate oxide and the channel. Although traps exist through-
out the interface, substantial trap assisted tunneling (TAT)
takes place only in the region where the electric field is high
(source-channel junction). TAT can be of any combination of
thermal emission (vertical transition along energy axis) and
tunneling (horizontal spatial transition) as shown.
physics such as the TFET quantum capacitance, super-
linear output current and current saturation mechanism.
We implement the model in Verilog-A and present TFET
based inverter and oscillator circuit performance based
on existing TFET data. The paper is organized as fol-
lows: Section II gives a brief overview of the impacts of
TAT and the compact expressions of current from TAT.
Section III describes the electrostatic model and Section
IV describes the BTBT model that includes the Urbach
tail. In Section V, we provide model fits to experimental
data. The final Section (VI) describes the circuit simu-
lation results using the compact model in Verilog-A.
II. TRAP ASSISTED TUNNELING MODEL
Fig. 1 shows the device structure of a top-gate TFET
and the position of the traps. The trap assisted tunneling
is only strong where the electric field is high, in this case
the source-channel junction. Below the threshold volt-
age, Vt (when BTBT is triggered), electron excitation by
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2a phonon from the valence band to a trap state followed
by tunneling into the conduction band (Fig. 1b) can give
rise to leakage current. The problem is to find how much
is the leakage floor compared to the BTBT current and
how the overall sub-threshold swing is affected. From the
SRH formalism, the electron generation rate from a trap
to the conduction band can be written as, en0 =
1
σvthDit
,
where σ is the carrier capture cross section, vth is the
thermal velocity and Dit is the density of traps. Under
high electric field, we have substantial band bending and
in addition to thermal emission, electrons can partially be
excited by phonons and then tunnel into the conduction
band via tunneling. The overall process can be quan-
tified by the original transition rate times an enhance-
ment factor due to tunneling. The new rate becomes,
en = en0 × Γ, where Γ accounts for the tunneling pro-
cess. At energy E, the emission probability is enhanced
since electrons are emitted into a lower energy level (Ec)
than they would normally emit to. The emission rate is
therefore enhanced to en0exp((Ec − E)/(kBT )) [20]. Ac-
counting for the transmission probability (Tr) through
the triangular barrier (from x to x
′
) and integrating over
the energy range ∆E, Γ is calculated as [21],
Γn,p(x) =
1
kBT
∫ Ec
Ec−∆En,p(x)
exp(
Ec − E
kBT
)Tr(E)dE(1)
E is the energy to which the electron (or hole) is tunnel-
ing to (Fig. 1b). It can be shown,
Γn,p(x) =
∆En,p(x)
kBT
∫ 1
0
exp[
∆En,p(x)
kBT
u−Kn,pu3/2]du
(2)
where Kn,p =
4
3
√
2m∗n,p∆E3n,p
qh¯E , ∆En,p defines the range
of energy to which the electron (or hole) can tunnel to
and from the trap. The subscript (n,p) indicates that
the equations are equally applicable to both electron and
holes.
Once Γ is calculated, the current can be obtained from
the net generation rate following the same method as the
conventional SRH formalism,
Gn(x) =
∫
n2i − np
τp
n+n1
1+Γp(x)
+ τn
p+p1
1+Γn(x)
Dit dE (3)
I = qW
∫
Gn(x) dx (4)
where ni is the intrinsic carrier concentration, n and p
are the electron and hole densities. With Γ = 0, Eq. 3
reduces to the conventional SRH formalism.
A. Compact expression of TAT
Eq. 2 involves integration and therefore is not suitable
for circuit simulation. Assuming that lifetimes and elec-
tric field enhancement factors are the same for electron
FIG. 2. Γ represents the enhancement in carrier genera-
tion (compared to classical SRH formalism) due to tunneling.
Since tunneling is electric field dependent, Γ changes with the
electric field. This figure shows the accuracy of the compact
expression of Γ (Eq. 6) vs. the exact numerical calculation
(Eq. 2)
and hole, and that the channel is depleted of free carri-
ers (n = p = 0) near the source-channel junction where
most of the generation takes place, and constant gener-
ation rate over a length dgen, we can simplify the above
formalism into a compact form as below,
ITAT = qW
ni
2τ
Γdgen
[
1− e−
qVDS
kBT
]
(5)
The integration over energy is eliminated because only
the midgap traps contribute significantly to the TAT.
Typical channel electric field in TFETs vary around
1 MV/cm. In this high electric field regime (K <
2/3∆E/kBT ), the Γ expression can be simplified as fol-
lowing,
Γ =
∆E
kBT
√
2pi
3K
Fe
[
∆E
kBT
−K
]
(6)
where F is a fitting parameter. Thus Γ depends on the
temperature T , electric field E , and the material param-
eters effective mass (m∗), bandgap (Eg). Fig. 2 shows
the comparison of the calculation of Γ from Eqs. 2 and
6 at room temperature, assuming ∆E = 0.4 eV, m∗ =
0.04m0. The compact expression (Eq. 6) shows good
agreement with the exact numerical calculation (Eq. 2)
above E = 2×107 V/m with F = 2. However, Γ in Eq. 6
represents an average enhancement factor over the entire
generation volume (where the TAT takes place) and thus
∆E loses its direct physical meaning.
III. ELECTROSTATICS MODEL
The TFET surface potential is strongly influenced by
the drain voltage since the channel is primarily populated
3FIG. 3. In a TFET the channel is populated only by the
injection from the drain. For low drain bias the drain-channel
barrier is small therefore the resulting high carrier injection
and quantum capacitance pins the electrostatic potential of
the channel. At high drain bias, the injection from drain is
low and the channel potential changes according to the gate
voltage.
FIG. 4. Depending on the magnitude of the quantum capac-
itance, the channel potential changes with drain bias. The
quantum capacitance parameters (φ and ξ) are used to cap-
ture the change of ψ with VDS. φ0 is the zero bias surface po-
tential, ξ sets the rate of change of ψ with VDS and ζ changes
the smoothness of ψ.
with drain injected carriers. At low drain bias, the carrier
injection is high and therefore the channel potential is
pinned due to high quantum capacitance. At the high
drain bias limit, the injection is low and the potential is
controlled primarily by the gate voltage (Fig. 3). We
capture the surface potential including these effects with
the following empirical compact expression,
ψ =
kBT
ζ
{
log
[
log{1 + exp
(VGS,internal − φ
kBT/ζ
)
}
]
+ ...
φ
kBT/ζ
}
(7)
where φ = φ0 + ξVDS and φ0 sets the zero bias (VDS = 0)
surface potential. ξ sets the rate of change of surface
potential with VDS. We show that this is a powerful ex-
pression that can capture the details of TFET transport,
such as the transconductance, output resistance, super-
linear drain current at low VDS etc. The fitting parame-
ters for the potential are the zero-bias maximum poten-
tial φ0, the smoothness parameter ζ and the bias control
parameter ξ. For small gate voltage (VGS << φ), Eq. 7
gives , ψ ≈ kBT/ζ{log[exp(VGS,internal − φ)/(kBT/ζ)] +
φ/(kBT/ζ)} ≈ VGS. For VGS >> φ, we find ψ ≈
kBT/ζ{log[(VGS,internal−φ)/(kBT/ζ)]+φ/(kBT/ζ)} ≈ φ.
Therefore φ0 essentially sets the maximum potential that
can be achieved in the device at low drain bias (high car-
rier injection). If the device is initially in p-i-n regime,
φ0 is roughly equal to half of the bandgap. Such drain
bias dependence of the channel potential does not origi-
nate from any short channel effects and it is intrinsic to
TFET. The parameter ξ reflects the control of drain bias
on the channel potential. The surface potential saturates
roughly at φ0 plus the drain bias (ξ=1), however, materi-
als with low quantum capacitance will have lower values
of ξ. Fig. 4 shows how the channel potential varies with
drain bias for different values of the fitting parameters
used in ψ. For instance, as the smoothness parameter ζ
is increased, ψ changes more slowly and smoothly. For
smaller and smaller values of ξ, ψ changes more slowly
with the drain bias. Finally, as φ0 is increased, the initial
value (zero bias) of ψ increases. We will later show how
these parameters affect the current-voltage characteris-
tics.
The electric field in the channel can be expressed as,
|E| = E0 + ψ
λ
(8)
where E0 is the initial electric field (at zero gate voltage,
set to Eg/2λ for an intrinsic channel) and λ is the char-
acteristic scaling length, which is a function of semicon-
ductor and oxide thicknesses. The internal gate voltage
is found (VGS,internal = ηtVGS) after accounting for the
gate efficiency limited by charged traps,
ηt =
Cox
Cox + Cit
(9)
Cit = q
2
∫
Dit
∂(1− fs)
∂E
dEt (10)
4valid for positively charged donor trap states, where fs
is the Fermi-Dirac distribution function [22].
IV. BAND TO BAND TUNNELING MODEL
From Kane’s model for tunneling [23]
IBTBT = AWVR
( |E|
E0
P)
e−
B
E (11)
where A, B, P are material fitting parameters. VR is the
effective bias controlled by both gate and drain biases
by VR = FsatETW/q. Fsat (shown below) captures the
superlinearity in IDS − VDS and controls VR when VDS is
lower than the tunneling energy window, ETW. From the
Landauer formalism and using Fsat = IDS(VDS)/IDSmax,
Fsat =
kBT
µs − Ecch log
[exp( EvskBT )+ exp(µs−qVDSkBT )
exp
(
Evs
kBT
)
+ exp
(
µs
kBT
) ×...
exp
(
Ecch
kBT
)
+ exp
(
µs
kBT
)
exp
(
Ecch
kBT
)
+ exp
(
µs−qVDS
kBT
)]
(12)
where µs is the source Fermi energy, and Evs and Ecch are
the source valence and channel conduction band edges re-
spectively. The above expression works for both degener-
ately and non-degenerately doped sources and for all gate
voltages. For a non-degenerate source (Evs − µs < 0),
the drain current does not initiate until the Fermi win-
dow (µs − µd) is large enough to penetrate the valence
band of the source. As a result the output current is
non-linear for small drain bias (black curve in Fig. 5).
For degenerate source, the Fermi window is already in-
side the tunnel window (at zero drain bias) and therefore
the output current increases linearly. Transport for all
such conditions is captured with the above Fsat function.
However, the denominator, which is a normalizing fac-
tor, µs −Ecch in the expression of Fsat is valid for above
threshold only (VGS > Vt) and therefore for VGS < Vt,
the above expression of Fsat predicts an incorrectly low
value. Below Vt, the tunnel window is extremely small
and therefore Fsat should be 1 for all practical purposes.
We solve this problem by introducing a function FF
which is 1 below threshold and 0 above threshold and
take the weighted average as below,
Fsat,combined = FF + (1− FF )× Fsat (13)
FF =
1− e−VDS/kBT
1 + e
ψ−Vt
Ut
(14)
where Ut is of the order of a few kBT , fitted to get the
correct transition. The combined function along with the
original Fsat is shown in Fig. 6.
The tunnel energy window can be found from
ETW = U0 log
[
1 + e
ψ−Vt
U0
]
(15)
FIG. 5. (a) Impact of source degeneracy on the satura-
tion function. Non-degenerate source requires a minimum
drain voltage to trigger current (drain threshold voltage) and
therefore produces a super-linear output characteristics. This
mechanism of non-linearity is captured through Fsat (Eq. 12)
FIG. 6. Below the threshold voltage, Vt, Fsat in Eq. 12 yields
incorrectly low values. The FF function, as shown in Eq. 13,
fixes this problem.
U0 is a parameter that defines the sharpness of the
band edge (Urbach tail times the geometric gate effi-
ciency). In principle, U0 should be temperature de-
pendent, however previous studies on Urbach tail re-
veals weak temperature dependence [24, 25]. We use
U0 = KBT0/γt, where T0 = 300 K, and γt = γ(T0/T )
β ,
where γ and β are fitting parameters. Before the bands
5FIG. 7. As the TFET goes from OFF to ON state, the energy
tunnel window ETW changes from an exponential function
(Urbach-tail-limited) to a linear function at voltages above
threshold, Vt.
are overlapped (at VGS = Vt), it can be assumed that
the tunnel window increases exponentially, instead of an
abrupt turn-ON (at VGS = Vt) at , as a result of the
exponentially decaying states above the valence band in
the source (for an n-channel TFET). Above Vt, the win-
dow increases linearly, which is captured by Eq. 15, as
expected (Fig. 7). For a material with low quantum ca-
pacitance (such as the III-V semiconductors), it is possi-
ble to have a tunnel window ETW larger than VDS (Fig.
7). From low to high bias, Fsat obtains the correct frac-
tion of the ETW that contributes to current (through VR
in Eq. 11). With negative drain bias, the surface po-
tential decreases due to increased quantum capacitance
resulting in decrease in the tunnel window and negative
differential resistance.
Once we know the TAT and BTBT contributions from
Eqs. 5 and 11, we add the two components to find the
total current. Figs. 8 and 9 show the impact of some
of the fitting parameters on the current-voltage charac-
teristics. Together with ξ, φ0 controls the super-linearity
of the output characteristics and the maximum ON cur-
rent. The output characteristics is shown in Fig. 8 for
different values of φ0 and ξ. When ξ = 1, a smaller value
of φ0 leads to super-linear output characteristics since ψ
changes strongly with drain bias (inset). This is a result
of TFETs inherent DIBL and another mechanism, in ad-
dition to the the lack of source degeneracy (discussed ear-
lier), that may cause super-linear output characteristics.
FIG. 8. Impact of the quantum capacitance parameters on the
output characteristics. When ψ at low bias is low (low φ0),
a high value of ξ makes the surface potential very sensitive
to the drain bias. Therefore, it leads to a non-linear output
characteristics. For low values of ξ, φ0 changes the surface
potential (Eq. 7) and the energy tunnel window (Eq. 15)
substantially, leading to the change in ON current.
For materials with high density of states (such as silicon),
φ0 will be lower, resulting in stronger super-linear behav-
ior. The super-linearity can diminish if φ0 is already high
at small drain bias and therefore ψ changes little as bias
is increased. The super-linear behavior can also diminish
if the value of ξ is sufficiently low (ξ = 0.1 in Fig. 8),
regardless of φ0. However in this case φ0 strongly influ-
ences the energy tunnel window (Eqs. 7, 15); above Vt,
ETW,highVDS = ψhighVDS −Vt, and therefore change of φ0
changes the ON current.
Since φ0 changes the energy tunnel window and the
current, the transconductance is also dependent upon
this parameter. Fig. 9 shows the transfer characteris-
tics for various φ0 values and two different drain biases.
Higher values of φ0 lead to higher transconductance and
the low drain bias transconductance is always lower than
the higher bias. This is because of the higher quantum
capacitance at low drain bias and the slow increase of ψ
with VGS (Fig. 3). Since the carrier density is a function
of temperature, the parameter φ0 is also temperature de-
pendent.
V. MODEL FIT OF EXPERIMENTAL DATA
Fig. 10 shows the experimental transfer characteristics
along with the model fits for an InGaAs/GaAsSb quan-
tum well vertical TFET [26]. The fitting procedure is
summarized as following. The bandgap, effective mass
and carrier capture cross-section due to the traps are
adopted from the literature for the particular channel
material (Table I). The TAT parameters (dgen, ∆E, Dit)
6FIG. 9. (a) Transconductance varies strongly with φ0, since
it affects the tunnel window and the ON current. Smaller
values of φ0 (for small drain bias) pins the surface potential
(for VGS >> φ, ψ ≈ φ = φ0 + ξVDS ≈ φ0, as discussed in the
text) and the current saturates at low values.
FIG. 10. Model fit (line) of the experimental data (symbols)
in Ref. [26] - a InGaAs/GaAsSb heterostructure TFET. The
model yields good fit at different temperatures with parame-
ters shown in Tables I and II.
are varied to fit the leakage current of the device at differ-
ent temperatures. The extracted interface trap density
is found to be Dit = 3×1011/cm2-eV, which signifies the
interface trap density between the GaAsSb source and In-
GaAs channel. The interface between the two epitaxially
grown structures defect density is lower than the oxide -
III-V interface. The intrinsic band steepness parameters
(γ, β) are then varied to match the sub-threshold swing
at different temperatures. The electrostatic parameters
(tsemi, ξ, ζ, φ0) are tuned to match the current magni-
tudes in the ON state and the transconductance. The
model parameters to fit the data shown in Fig. 10 are
shown in Tables I and II.
With the extracted BTBT parameters (γ, β), we ex-
tract the intrinsic sub-threshold swing as a function of
temperature as shown in Fig. 10c. As discussed earlier,
the TAT contribution obscures the intrinsic, steep BTBT
as evident from Fig. 10. The intrinsic BTBT is found to
be around 50 mV/dec (in the sub-threshold regime, be-
TABLE I. Temperature independent parameters used in Fig.
10
Symbol Value
Eg 0.7 eV
m∗ 0.041m
tox (EOT) 1 nm
tsemi 31 nm
ξ 0.05
deg 15 meV (degenerate)
Dit 3× 1015/cm2-eV
β 0.03
∆E 0.194 eV
TABLE II. Temperature dependent parameters used in Fig.
10
T (K) vshift(V ) φ0 (V) ζ γ σ
(×10−17/cm2)
300 0.07 0.04 0.25 0.7 5
240 0.02 0.04 0.15 0.7 2.5
191 -0.025 0.04 0.08 0.9 2
140 -0.11 0.09 0.08 0.9 2
low 10−4 µA/µm), which can be considered as the prod-
uct of the Urbach tail and the geometric gate efficiency.
Reported values of Urbach tail are around 30 mV/dec,
therefore our estimate of the geometric gate efficiency is
∼0.6. The low gate efficiency can be justified by the par-
ticular device structure, where the source-channel inter-
face is deliberately placed far from the gate oxide-channel
interface (with the InP cap) to minimize the impact of
oxide interface traps.
In order to make sure the model can simultaneously fit
both transfer and output characteristics, we have fitted
data at T = 94 K as shown in Fig. 11. The model
deviates from the data for this particular device for low
VG values due to possible other leakage paths that were
not included in the model.
FIG. 11. Simultaneous fitting of IDS-VGS and IDS-VDS, sym-
bols are experimental data from Ref. [26].
7FIG. 12. TFET-based inverter simulation which uses the de-
veloped Verilog-A model fitted against measurements. We
show the quasi-static inverter transfer characteristics along
with the supply current vs. input voltage.
VI. VERILOG-A MODEL AND CIRCUIT
SIMULATION
In this section, we demonstrate a Verilog-A implemen-
tation of our compact model in Advanced Design System
(ADS) circuit simulator.
In Fig.12, we show TFET-based inverters using the
N-TFET devices and symmetric P-TFETs. We im-
plement the model described in this work in Verilog-
A and calibrate against measured DC-currents shown
in Fig.11, along with capacitances. We perform the
inverter simulations in ADS. The resulting voltage-
transfer-characteristics of the inverter are shown in the
figure along with terminal current as a function of input
voltage. The simulations show the convergence robust-
ness of the Verilog-A model.
The inverter is used as a building block to simulate a
21-stage ring oscillator (RO) whose output voltage wave-
forms are shown in Fig.13. TFET shown in Fig. 11, the
baseline TFET at T = 300 K, shows oscillation frequency
of about 500 MHz at VDS = 1 V. The low frequency
(or transit-time) in the baseline TFET is because of low
ON-current and high OFF-current (limited by the TAT).
Better electrostatic design along with a reduction in Dit
yields improved SS. Use of channel material that can pro-
vide lower bandgap and carrier-effective mass can boost
ON-current. The model that incorporates these improve-
ments at the device-level can yield a reduction in transit-
time and an increase of 30% in oscillation frequency (solid
line in Fig. 13). The Verilog-A model developed in this
work can thus provide a tool-guide for innovative device
FIG. 13. We simulate a 21-stage Ring Oscillator (RO) us-
ing the model fitted to the expermental data that is used
as baseline and the model whose parameters are projected
for improved device performance. The output time-domain
waveforms show the oscillation frequency which improves with
better device design compared to the baseline. The frequency
boost is about 30%.
design for desired system performance.
VII. CONCLUSION
We present a compact model with the inclusion of trap
assisted tunneling allowing studies of surface trap effects
on TFET circuit performance. The model captures the
structural and material parameters that influence TAT.
We provide compact expressions of channel potential and
electric field that accurately capture the TFET quan-
tum capacitance. The model can also be used to extract
intrinsic sub-threshold swing from a given experimental
data. We implement the model in Verilog-A and present
simulation of simple circuits based on TFETs. The model
for the first time evaluates the impact of non-idealities on
TFET circuit performance.
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